vhdl - how to understand (clk'event and clk='1') -
since (clk'event , clk='1') commonly used describe rising edge event of clk signal, have following questions:
(1) how understand "and"? mean "then"?
(2) how (clk='1' , clk'event)? same above?
thanks!
"and" means logical "and", in "both of these things should true expression return true".
yes, logically equivalent.
having said this, should use in scenario rising_edge
function, example if (rising_edge(clk)) then
. , accompanying falling_edge
function work correctly in more scenarios, , more readable.
Comments
Post a Comment